I. INTRODUCTION
In recent years, lots of serious problems in accordance with aggressive technology scaling, known as "red brick wall," have been posing significant design challenges for performance improvement of LSI's. Power reduction is becoming one of the most critical design issues especially for battery-operated portable devices due to severe power constraints. In addition, since the area of on-chip SRAM memory has been continuing to grow, both the active and leakage power consumption on memory area dominates the total chip power [1] . Hence, power management in SRAM operating at low power consumption is indispensable for future system LSI designs. Therefore, we propose a circuit design methodology for low power SRAM with single supply voltage. The rest of this paper is organized as follows. First, Section II gives an overview of previous low power approaches mainly focusing on dynamic voltage control with multiple supply voltages. Next, Section III refers several issues of SRAM operating at low supply voltage. Then, we propose a boosted word line voltage scheme for single power supply SRAM employing capacitive coupling of ABC (Active Body-biasing Controlled)-SOI capacitor in Section IV. Section V provides circuit simulation results. Finally, we summarize the key results in Section VI.
II. LOW POWER TECHNIQUE BY DYNAMIC VOLTAGE CONTROL
Lowering the supply voltage (V DD ) has been one of the most effective approaches in order to pursue ultra low power operation since the dynamic power consumption decreases in proportion to the square of V DD . The lowered supply voltage also has an advantage of reduction in the leakage power consumption derived from the subthreshold and gate leakage current during the standby mode. A V DD -hopping scheme [2] where the supply voltage is dynamically controlled according to workload of a processor is known as one of the representative low power design methodologies employing hardwaresoftware cooperatively oriented algorithm. In addition, a DVS (Dynamic Voltage Scaling) [3] and a DVFS (Dynamic Voltage Frequency Scaling) [4] , lowering a frequency and supply voltage as long as lower performance is allowed, are becoming a standard approach for reducing active power consumption when performance requirements vary. The design style of voltage scaling which is moving from coarse-grained approaches to fine-grained ones even aims at scaling the threshold voltage (V th ) in small steps [5] .
III. ISSUES OF SRAM OPERATING AT LOW SUPPLY VOLTAGE
When applying the dynamic voltage control to SRAM, the difficulty of SRAMs operating at low supply voltage comes from the degradation of access speed due to a lack of driving current. This is based on the fact that the transistor delay increases exponentially as the lowered supply voltage. The other obstacles to low voltage operation include instability of SRAM cells such as an increase in soft-error rate (SER) and reductions of static noise margin (SNM) [6] . Although the conventional approach boosting the supply voltage in memory cells improves the deteriorated SNM [7] , [8] , it cannot avoid the issue of exponential increase in the write/read access time in low voltage operation. The use of 8T-SRAM [9] with a separated read-port has been discussed to enhance the stability by eliminating cell disturbs during a read access even when V DD is scaled down to sub-1V. However, additional transistors unfortunately deteriorate the write access time for 8T-SRAM as lowered supply voltage. Hence, it is important to accelerate the write/read access time even in low voltage operation while maintaining the SNM.
In this paper, we propose a design methodology employing a boosted voltage scheme with a single power supply rail which can be widely applied and especially aims at 8T-SRAM for the SNM improvement. In the case of 6-transistor SRAM basic memory cells shown in Fig. 1 , the access time for read and write operation mainly depends on the access transistors connecting bit lines (BL, BLB) and a cross-coupled inverter latch. Here, the access transistors consist of nMOS pass-transistors with the disadvantage of the output voltage drop at high level. Even though the drain voltage V drn is expected to be V drn = V DD , the drain voltage actually rises only up to V drn = (V DD -V th ), which results in a lack of on-current. The issue of voltage loss is becoming more serious in accordance with lowered supply voltage since V th is scaled down more moderately than V DD . To avoid them, we propose a speed-up technique boosting the word line node for reduction in voltage loss based on a bootstrap scheme [10] employing an ABC-SOI for strong capacitive coupling. Our strategy includes the following two features: i) Boosting the word line nodes quickly by a Bootstrap-type driver.
ii) Strong boosting effect by the Active Body-biasing Control.
IV. BOOSTED WORD LINE VOLTAGE SCHEME FOR SINGLE POWER SUPPLY SRAM
In this section, we propose a novel design style for SRAM employing the ABC-Bootstrap scheme which boosts the word line node voltage higher than V DD to accelerate the write / read speed. In SRAM memory cells, two bit lines and a cross-coupled inverter latch are connected each other through access transistors while the word line activates the access transistors. Then, the write / read operation can be performed by draining on-current at the access transistors. Thus, enhancing the current from bit lines to memory cells helps shorten the delay time in the write mode. On the other hand, in the read operation mode, two bit lines BL and BLB are first charged to V DD during the precharge operation. Then, the carrier at BL or BLB are discharged to the data retention node of "Low" in memory cells right after turning on the access transistors. A sense amplifier detects the difference of bit line voltages between BL and BLB and outputs the data stored in memory cells. Hence, lowering the bit line voltage in short transition time by enhancing the oncurrent of access transistors is effective for fast read operation. Therefore, boosting the gate voltage of access transistors is expected to shorten both the write and read access time.
A. ABC-SOI Capacitor
The Active Body-biasing Controlled (ABC)-SOI capacitor utilizing the PD-SOI process with the Hybrid Trench Isolation technology [11] , [12] In addition, even though the capacitance in body-tied SOI mainly derives from the overlap capacitances between the gate and source/drain (C GS , C GD ), the ABC-SOI capacitor, where the body is directly connected to the gate, provides the enhanced capacitance owing to the additional capacitances (C S-body , C D-body ) between the source/drain and body. We take the advantage of strong capacitive coupling by the ABC-SOI.
B. Word Line Driver with ABC-SOI Capacitor
The proposed approach, boosted voltage scheme with the ABC-SOI capacitor, is shown in Fig. 3 . We describe the features in detail.
First, during a low to high transition of the word line as shown in Fig. 4 , the pMOS in the transmission gate helps finish the pull-up transition perfectly since the pMOS keeps on-state until the input signal WL via delay circuits cuts off the pMOS. Thus, the word line voltage V WL is allowed to rise up to V DD immediately. Second, the capacitance C BS of the boost transistor starts to boost V WL higher than V DD as illustrated in Fig. 4 as soon as the pMOS turns off in the driver circuit with the single boost transistor shown in Fig. 3 (a) . In addition, the driver with double stages of the boost transistor, shown in Fig. 3 (b) , divides the capacitance C BS into two boost transistors. The second stage of the boost transistor driven by the second delay circuit prevents V WL from dropping when V WL is boosted by the first stage of the boost transistor. In Fig. 3 (a) , V WL actually drops a little due to the current passing through the pMOS before turning off perfectly. Hence, employing double stages of the boost transistor enhances the capacitive coupling and ensures boosting V WL higher than V DD . The higher gate voltage results in an enhanced on-current of the access transistors.
C. Boosting Effect of Word Line Voltage
Here, we discuss the boosting effect of the word line voltage. In fact, the capacitive coupling by the boost transistors dominates the maximum voltage level of word line, which boosts the word line voltage V WL up to
(1) where C BS denotes the capacitance between the gate and source / drain of boost transistors, and C total denotes the total capacitance including the wire capacitance of word line C WL . Thus, the strength of capacitive coupling depends upon the ratio of C BS to C total . Here, C BS is proportional to the gate width W BS of the boost transistor as already shown in Fig. 2 , and C WL is in proportion to the length of word line, thus, the number of memory cells in each row. Then, Fig. 5 shows the ratio of word line voltage V WL to V DD (V WL / V DD ) calculated by Equation (1) when the number of memory cells arrayed in each row varies. For simplicity, we treat C total as C total = C BS + C WL . The capacitance of boost transistors for capacitive coupling has been set to C BS = 14 fF，28 fF when the gate width W BS = 10 µm，20 µm, respectively. We have assumed that the wire capacitance of word line per memory cell is C WL = 1.25 fF/cell. In peripheral circuits. We define these threshold voltages V th-n , V th-p as the gate voltage which makes the drain current I ds per width W to be 1 µA/µm when the drain voltage V ds = 1.8 V. We have calculated them by SPICE simulation. We extracted the resistance and capacitance of the wire after designing the 8Kb memory array. We have decided that the gate width W = 5 µm for the word line driver, isolation transistor, and transmission transistor and W = 10 µm for the boost transistor, respectively. With respect to the whole layout area of 8 Kb memory array, for example, our boosted voltage scheme has an area overhead of 10 % due to the additional area of word line drivers. We have evaluated the access time to a memory cell in the write and read operation mode for the supply voltages from 0.35 V to 0.6 V. A variation in the threshold voltage is also discussed. The Enhanced ABC-Bootstrap scheme has been compared to the SRAM configuration with the normal word line driver without the Bootstrap scheme.
A. Write Operation Speed
First, we discuss the write operation speed to memory cells based on the results shown in Fig. 6 . We also consider the waveforms of the clock CK, word line WL, and data-retention node in Fig. 7 (a) . Here, we define the write time as the period from the point of V DD / 2 in CK during a low to high transition to that in the date retention node of memory cells during the data inverting operation. We have achieved 10%, 38 % of improvements in the write time at V DD = 0.5 V, V DD = 0.35 V, respectively. This results show our approach is more effective to the lower supply voltage. The data retention node of memory cell in our approach completes charging quickly owing to the boosted word line voltage as shown in Fig. 7 (a) . Here, the ratio of word line voltage V WL to V DD in Fig. 7 becomes V WL / V DD = 1.25 that approximates the value calculated by Equation (1) as shown in Fig. 5 even though V WL is lowered a little due to discharging through the transmission transistor.
According to Fig. 6 , the write time increases exponentially since lowering supply voltage degrades driving power of transistors in the both approaches. Then, we have confirmed that the proposed approach requires the longer write time than the conventional one if the supply voltage is over 0.5 V. On the other hand, the relation became inverted when it comes to ultra low supply voltage less than 0. and t access , where t WL represents the propagation delay of the word line and t access means the gate delay of the access transistor. At the higher voltage operation, both t WL and t access have almost the same order of delay time owing to enough driving power. Hence, the proposed approach shows the longer write time since the additional input load to the word line causes the extra delay of t WL . On the other hand, t access becomes much longer than t WL due to the higher threshold voltage of the access transistors as the supply voltage goes down, which conceals the extra delay of t WL . Thus, the gate voltage higher than V DD shortens the write time in the proposed approach at low supply voltage less than 0.5 V.
B. Read Operation Speed
Next, we show the simulation results with the read time in Fig. 6 . We also consider the waveforms of the clock CK, word line WL, bit line BL, and output data signal from sense amplifier BL out as illustrated in Fig. 7 (b) . Here, we define the read time as the period from the point of V DD / 2 in CK during a low to high transition to that in BL out , while the sense amplifier detects the difference of bit line voltages between BL and BLB and outputs the data stored in memory cells. According to Fig. 8 , the lower supply voltage increases the read time exponentially. Our proposed approach shortens the read time by 15 % at V DD = 0.5 V and 30 % at V DD = 0.35 V compared to the conventional approach. Since the read time is dependent on the discharging speed of bit line, enhancing the on-current of access transistors by boosted the word line voltage higher than V DD achieves quick discharging operation of bit line as shown in Fig. 7 (b) . As a result, the bit line voltage in the proposed approach drops in shorter transition time than the conventional one. Therefore, the output data in the proposed approach appears first by the quick response of sense amplifier.
C. V th Dependance of Access Time
Here, we analyze the dependence of access time derived from a variation in the threshold voltage (V th ). In the low voltage operation such as 0.5 V-V DD , transistors come into the linear or sub-threshold operation since the supply voltage almost reaches the threshold voltage. Especially for SRAM memory cells, their performance is directly dependent upon the on current of access transistors which varies due to V th variation. Then, we have evaluated the difference in access time derived from V th variation between the conventional approach and proposed one through HSPICE simulation.
First, best and worst cases have been analyzed. We have decided that the mean of the threshold voltage V th0 = 346 mV and assume a variation of ± 10% as the best and worst cases. Fig. 8 shows the access time of memory cell when V th0 changes from 0.9V th0 to 1.1V th0 . With respect to the difference in access time between the fastest and slowest cases, the maximum difference results in 2.54x in the read mode for the conventional approach. On the other hand, the difference is suppressed down to 1.99x in our approach since the enhanced on current of access transistors by the boosted gate voltage avoids a larger impact of V th variation. The difference in write time is likewise reduced from 1.53x to 1.21x. Therefore, a smaller variation in the access time due to V th variation is expected in our approach.
Next, the impact of V th variation on the distribution of write time has also been analyzed based on the 1k-point Monte Carlo simulations. Here, the global and local V th variations of 3σ are reflected to the histograms shown in Fig. 9 , where the standard deviation σ of V th is assumed prop.
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1.53x 1.21x that 3 σ corresponds to 10 % of V th . According to the mean (µ) and standard deviation (σ) of access time summarized in Fig. 9 , the proposed approach reduces the µ and σ by 7 % and 38 %, respectively. As a result, the coefficient of variation (CV: σ/µ) is improved from 6.4 % to 4.3 %.
D. Power Saving Effect
Using the lower supply voltage is allowed in our approach while maintaining the same operational speed as the conventional approach. Here, we discuss the power saving effect based on Fig. 10 . We compare the power consumption in both approaches after adjusting the proper supply voltage in order to achieve the same operational speed. According to Fig. 10 , the Enhanced ABC-Bootstrap scheme achieves the power reduction of 30 % in the best case in spite of the additional word line driver in the proposed scheme. It means that the power consumed by a charging and discharging the bit lines dominates the whole power of SRAM, the additional power in the proposed word line driver can be less significant. Therefore, our SOI-SRAM with the Enhanced ABC-Bootstrap scheme ensures LSIs' operation even at ultra low supply voltage.
VI. CONCLUSION
In this paper, in order for SRAM to pursue low voltage operation, we have proposed a low power design methodology employing a boost driver which generates a pulsed word line voltage for single power supply and sub-1V operation. In the proposed word line driver circuit, the use of an active body-biasing controlled boost transistor enhances the impact of capacitive coupling, and the boosted the word line voltage increases the on-current of access transistor. Simulation results have shown the proposed approach not only shortens the access time but mitigates the impact of global and local V th variation on performance even at ultra low supply voltage less than 0.5V. 
